Future lunar exploration requires advanced multi-frequency radar sounders capable of mapping geological structures and detecting volatiles. This paper presents the design of a compact, fully-digital radar sounder and the implementation of its demonstrator on the Xilinx ZCU111 Radio Frequency System-on-Chip (RFSoC) platform. Exploiting the device's Direct RF capabilities, we propose a parallelized, multiplier-free digital waveform generation architecture capable of synthesizing coherent Linear Frequency Modulated (LFM) chirps at HF (15, 60 MHz) and VHF (150 MHz) bands without requiring analog up-conversion. The design leverages a parallel Numerically Controlled Oscillator (NCO) approach to bridge the gap between the FPGA clock frequency and the mega sample-per-second RF sampling rates required for wideband operation. Experimental validation via hardware loopback confirms the high quality of the digitally generated LFM waveforms. Furthermore, the pulse compressed output shows the vertical resolution predicted by theory. Finally, the resource utilization table highlights that no DSP slices are used for signal generation, thus preserving significant logic resources for future on-board radar signal processing.
Multi-Frequency Radar Sounder Design and RFSoC Implementation for Lunar Subsurface Exploration
Bongioanni, Carlo;
2026-01-01
Abstract
Future lunar exploration requires advanced multi-frequency radar sounders capable of mapping geological structures and detecting volatiles. This paper presents the design of a compact, fully-digital radar sounder and the implementation of its demonstrator on the Xilinx ZCU111 Radio Frequency System-on-Chip (RFSoC) platform. Exploiting the device's Direct RF capabilities, we propose a parallelized, multiplier-free digital waveform generation architecture capable of synthesizing coherent Linear Frequency Modulated (LFM) chirps at HF (15, 60 MHz) and VHF (150 MHz) bands without requiring analog up-conversion. The design leverages a parallel Numerically Controlled Oscillator (NCO) approach to bridge the gap between the FPGA clock frequency and the mega sample-per-second RF sampling rates required for wideband operation. Experimental validation via hardware loopback confirms the high quality of the digitally generated LFM waveforms. Furthermore, the pulse compressed output shows the vertical resolution predicted by theory. Finally, the resource utilization table highlights that no DSP slices are used for signal generation, thus preserving significant logic resources for future on-board radar signal processing.| File | Dimensione | Formato | |
|---|---|---|---|
|
Multi-Frequency_Radar_Sounder_Design_and_RFSoC_Implementation_for_Lunar_Subsurface_Exploration.pdf
non disponibili
Tipologia:
Versione Editoriale (PDF)
Licenza:
NON PUBBLICO - Accesso privato/ristretto
Dimensione
998.74 kB
Formato
Adobe PDF
|
998.74 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
